空 挡 广 告 位 | 空 挡 广 告 位

Meta AR/VR Job | Digital Design Engineer Intern, High Level Synthesis

Job(岗位): Digital Design Engineer Intern, High Level Synthesis

Type(岗位类型): 3D Product Design | Engineering, Hardware, Research

Citys(岗位城市): Redmond, WA

Date(发布日期): 2021-12-21

Summary(岗位介绍)

Reality Labs (formerly Facebook Reality Labs) focuses on delivering Meta's vision through Virtual Reality (VR) and Augmented Reality (AR). The compute performance and power efficiency requirements of Virtual and Augmented Reality require custom silicon. The Silicon Team is driving the state of the art forward with breakthrough work in computer vision, ISP, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR & VR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms.

We are seeking Digital Design Engineer interns with some experience with High Level Synthesis (HLS) tools such as Mentor Graphics Catapult. The goal is to develop our infrastructure around HLS and create tools to make it easier to develop new designs from scratch. Some of the activities will be around creating a library of components, integrating RTL blocks into HLS C-Code, HLS C-based Verification Environment with Reference Model, characterizing designs. You will be working as part of the Vision Team where we develop specialized hardware to implement and optimize complex Computer Vision algorithms in Silicon.

Our internships are twelve (12) to sixteen (16) weeks long and we have various start dates throughout the year.

Qualifications(岗位要求)

Currently has, or is in the process of obtaining, a Master’s degree in Computer Science or Electrical Engineering or a related field

Experience with implementation of hardware blocks using High Level Synthesis (HLS)

Experience in Digital Design Concepts

Experience with Mentor Catapult HLS tool

SystemVerilog RTL design experience

Knowledge of C/C++-code

Knowledge of scripting languages such as Python

Interpersonal experience: cross-group and cross-culture collaboration

Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment

Description(岗位职责)

Optimize design of hardware blocks using High Level Synthesis (HLS)

Create portable HLS Verification Environments that work together with our Reference Model infrastructure

Automate the characterization of different micro-architecture of HLS designs. Implement custom reusable components in HLS

Implement variable precision floating point algorithmic functions in HLS

Analysis on area/latency/power/performance impact of HLS implementation

Additional Requirements(额外要求)

Currently has, or is in the process of obtaining, a PhD degree in Computer Science or Electrical Engineering or a related field

Experience in C-code programming

Experience in Python programming

Experience in System Verification using Reference Models

Intent to return to degree-program after the completion of the internship

您可能还喜欢...

招聘